

SPECIFICATION

DEMODULATOR

5 TECHNICAL FIELD

The present invention relates to a demodulator used for a digital satellite broadcasting receiver to receive broadcasting adopting a layered transmission system in which modulated waves by a plurality of modulation systems undergo time base multiplexing for 10 transmission.

BACKGROUND ART

In the digital satellite broadcasting, a layered transmission system is adopted in which a plurality of transmission systems with different necessary C/N values, for example, 8PSK, QPSK and BPSK, are combined every interval, and are transmitted repeatedly on a frame-by-frame basis.

A digital satellite broadcasting receiver to receive the digital modulated waves by such a layered transmission system enables 20 demodulation by capturing frame synchronization signals from the demodulated base band signals, and from timings of the captured frame synchronization signals, judging the most essential information on transmission of main signals necessary to demodulate the transmitted signals, for example, a modulation system, a position of a 25 TMCC (Transmission and Multiplexing Configuration Control) signal being a transmission multiplexing control signal for representing an error correction system and positions of burst signals.

The TMCC signals, which have undergone convolution encoding continuously, are determined in advance to be of BPSK and have an encoding ratio of the convolution encoding $r=1/2$. However, since a modulation system and an encoding system (an encoding ratio of
5 convolution encoding) for TS data (hereafter referred to as a main signal or simply as TS) are not known until the TMCC signals are decoded, Viterbi Trellis decoding on the entire frame including TMCC signals and TS data becomes possible only after only TMCC signals are processed by Viterbi decoding and decoded by a TMCC decoder,
10 and then multiplexed configuration of modulated waves, and the modulation system and encoding system for the TS data subsequent to the TMCC signal are read out.

This sort of prior art demodulator is configured as shown in FIG.
4. In FIG. 4, a demodulation circuit 1 receives as its input an intermediate frequency signal which is obtained by converting the frequency of the received digital modulated wave to a predetermined intermediate frequency and sends out base band signals I(6) and Q(6) whose number of quantized bits is 6, for example (hereinafter, they are also expressed as I and Q by omitting the number of bits). In
20 addition, other signals are similarly expressed by omitting the number of bits).

The sent-out base band signals I and Q are inputted to a synchronization acquisition circuit 2 for acquiring the frame synchronization signals, and it will be judged that frames are
25 synchronized when it has been confirmed that frame synchronization signals acquired in the synchronization acquisition circuit 2 are

repeatedly received in every constant frame interval so that frame pulses are outputted in every frame period.

The frame pulses are inputted to a timing generation circuit 3 which creates timing signals as well as control signals necessary in circuits in a later stage to send out TMCC enable signals (hereinafter to be described also as TMCCENA), VALID signals 3-bit rate signals and selection signals (hereinafter to be also described simply as S signal) from the timing generation circuit 3.

A TMCC enable signal is a gate signal to reach a higher voltage during the period when the error-corrected TMCC signals are outputted from the Viterbi Trellis decoder 4, and during a period when the TMCC enable signals are to maintain a high voltage, the input gate of the TMCC decoder 5 opens so that the Viterbi-decoded TMCC signals are inputted to the TMCC decoder 5.

The VALID signals are signals that give rise to a lower voltage only for sections of the burst symbol signals (to be also described simply as BS signal) which arrive by transmission with a rate of 4 symbols to be inserted toward the TS data of 203 symbols for making carrier reproduction easy, and for the period while the VALID signals are kept with a lower voltage, the input gate of the Viterbi Trellis decoder 4 is closed and burst signals are removed.

S signals are signals that will be provided with a higher voltage only during the period occupied by TMCC signals. A RATE signal is a signal that has been allocated based on modulation type and encoding rate.

In addition, the TMCC decoder 5 executes predetermined decoding on the TMCC signals to return to the timing generation

circuit 3 the TMCC being information such as multiplexed configuration, modulation type of TS data and encoding type, etc. The timing generation circuit 3 will be capable of generating RATE signals based on this TMCC signal.

5 On the other hand, the base band signal I and Q are provided to the selector 6 as well. Base band signals I, Q, and base band signals Ia and Qa which have undergone parallel conversion on the I signals as an input by an S/P converter 7 to execute serial/parallel conversion thereon are selected by S signal and outputted to the
10 selector 6. The outputs from the selector 6 will be treated as the base band signals Ib and Qb.

The base band signals Ib and Qb are inputted to the Viterbi Trellis decoder 4 while the Viterbi Trellis 4 proceeds with decoding corresponding with the RATE signals being identification signals of
15 modulation type as well as encoding type of the base band signals Ib and Qb in receipt thereof. The decoded data undergo serial/parallel conversion with byte as a unit from the leader of the TMCC signals so as to be outputted to TMCC decoder 5 as well as a subsequent circuit byte by byte.

20 S signals being selection signals of a selector 6 and RATE signals to control decoding operation of the Viterbi Trellis decoder 4 will be described with reference to FIG. 5 and FIG. 6.

An S signal is a signal to which higher voltage is given for sections under the BPSK, $r=1/2$ with the base band signals I and Q
25 as shown in FIG. 5. Accordingly, the TMCC signal sections will always give higher voltages. The reason why signals under BPSK, $r=1/2$ always undergo serial/parallel conversion is that in a

convolution encoder at the transmitting party, in case of BPSK, $r=1/2$, in 2-bit C0 and C1 to be outputted in parallel for a 1-bit input, parallel/serial conversion is executed with C0 as a leader to be sent out on the I axis subject to mapping, and thus it is necessary for the receiving party to proceed with decoding with opposite operation against this.

On the other hand, the RATE signals control decoding operations of the Viterbi Trellis decoder 4. As shown in FIG. 5, modulation types as well as encoding types (decoding types) are shown there. RATE=000 represents BPSK, $r=1/2$. In addition, RATE=001 represents QPSK, $r=1/2$.

However, after undergoing serial/parallel conversion as described above, BPSK, $r=1/2$ can be treated as QPSK, $r=1/2$ for Viterbi Trellis decoding, but there is difference that the rate subject to serial/parallel conversion is half compared with QPSK, $r=1/2$. In addition, the modulation type for RATE=010 to 101 is QPSK, but encoding rates differ in accordance with puncture encoding. In this case, depuncture decoding process corresponding with RATE, that is, an encoding rate is executed inside the Viterbi Trellis decoder 4. In addition, RATE=110 means TC (TC stands for Trellis code) 8PSK, $r=2/3$, and Trellis decoding is executed.

FIG. 6 describes one frame of respective signals in the prior arts shown in FIG. 4. FIG. 6(A) shows a frame pulse, which is outputted from synchronization acquisition circuit 2 in every frame interval subject to fixation of frame synchronization. FIG. 6(B) shows decoded base band signals I and Q, and exemplifies a configuration

PCT/JP2013/053500

in which following the TMCC signal main signals of the TC8PSK, and the main signals of QPSK, $r=1/2$ are multiplexed.

FIG. 6(C) shows the S signals with higher voltage in the portion of BPSK, $r=1/2$. In the present example, only the TMCC section where transmission takes place under BPSK, $r=1/2$ is provided with a higher voltage. FIG. 6(D) shows the RATE signal with 000 for the TMCC signal section, 110 for the main signal section of TC8PSK, $r=1/2$, and 001 for the main signal section of QPSK, $r=1/2$.

However, modulation type as well as encoding type of the main signal in succession of the TMCC signal will become identifiable and controllable for the first time when the TMCC signal is decoded. Accordingly, before decoding the TMCC signals, it is necessary to execute Viterbi decoding only for the TMCC signal section.

In addition, FIGS. 6(E), 6(F) and 6(G) are timing charts respectively on the base band signals I and Q, S signal and RATE signal which have been demodulated prior to demodulation on TMCC signal. The S signal is provided with a higher voltage while the RATE signal is 000 respectively for the TMCC signal section, but unidentified otherwise.

A stream accompanied by the TMCC signals and this unidentified sections are brought into Viterbi decoding, giving rise to problems as follows. FIG. 7 is to show a technical concept of Viterbi decoding. FIG. 7(A) shows the process that 96 symbols of the TMCC signal (after serial/parallel conversion, the TMCC signal of 192 symbols will become equal to the QPSK symbol of 96 symbols) are accumulated in a pass memory and the main signal data of the subsequent TC8PSK are inputted. Currently around 96 symbols are

dominant for the length of pass memory, and therefore as shown in FIG. 7(B), when the main signal is inputted, the TMCC signals are gradually decoded to be outputted.

However, in the case where modulation as well as encoding type
5 of the main signals is unidentified, the inputted data are equal to noises, and therefore, as in FIGS. 7(C) and 7(D) noise components are gradually accumulated into the pass memory data for correcting errors to proceed with encoding, making the out-pushed TMCC signal data to become unreliable. In addition, not only the problem taking
10 place prior to decoding of the TMCC signals but also in the case where at the time when TC8PSK is being received as a main signal, reception C/N decreases to go under C/N with which error correction remains effective for TC8PSK, the TC8PSK data are equal to noise, and thus there is a problem that reliability toward decoding on the
15 TMCC signals decreases.

An objective of the present invention is to provide a demodulator having been improved in reliability toward decoding on TMCC signals.

20 DISCLOSURE OF THE INVENTION

A demodulator of the present invention is a demodulator in a digital broadcasting receiver to receive digital broadcasting adopting layered transmission system, characterized by comprising pseudo-data inserting means to insert a fixed pseudo-data lacking
25 any errors between a TMCC signal and a main signal subsequent to the TMCC signal and maintaining convolution relationship.

According to the demodulator of the present invention, error-free fixed data are inserted between the TMCC signal and the main signals subsequent to the TMCC signal and are brought into Viterbi decoding so that, even in the case where the main signal data are infinite and have resembled noises under a low C/N state, the TMCC signal will become certainly error-correctable, and moreover error rate after Viterbi decoding is improved than in case of decoding BPSK, $r=1/2$ in series, and reliability is improved.

BRIEF DESCRIPTION OF THE DRAWINGS

10 ~~INSAY~~ FIG. 1 is a block diagram showing a configuration of a demodulator related to an embodiment of the present invention;

FIG. 2 is an explanatory view showing format conversion of TMCC signals in a demodulator related to an embodiment of the present invention;

15 FIG. 3 is a timing chart provided for explanation on operation of a demodulator related to an embodiment of the present invention;

FIG. 4 is a block diagram showing a configuration of a conventional demodulator;

FIG. 5 is a truth table of control signals in a demodulator;

20 FIG. 6 is a timing chart provided for explanation on operation of a prior art demodulator; and

FIG. 7 is an explanatory view of a technical concept of Viterbi decoding.

25 BEST MODE FOR CARRYING OUT THE INVENTION

A demodulator related to the present invention will be described by way of an embodiment as follows.

FIG. 1 is a block diagram showing a configuration of a demodulator related to an embodiment of the present invention.

The demodulator related to an embodiment of the present invention newly comprises as shown in FIG. 1 a pseudo-pattern generator 8 to generate pseudo-data IP, QP of pseudo-pattern being related fixed data undergoing QPSK conversion in advance and maintaining convolution relationship and an FIFO circuit 9 being a memory to accumulate TMCC signals of 96 symbols of a half rate of the transmission symbol rate subject to serial/parallel conversion

5 generator 8 to generate pseudo-data IP, QP of pseudo-pattern being related fixed data undergoing QPSK conversion in advance and maintaining convolution relationship and an FIFO circuit 9 being a memory to accumulate TMCC signals of 96 symbols of a half rate of the transmission symbol rate subject to serial/parallel conversion

10 (QPSK conversions) in an S/P converter 7 and to proceed with read out at a doubled transmission symbol rate in addition to a prior art demodulator shown in FIG. 4. In FIG. 1, output data from the S/P converter 7 are expressed by IA and QA.

The demodulator related to an embodiment of the present invention further comprises a selector 6B to multiplex outputs IP and QP from the pseudo-pattern generator 8 and outputs IB and QB from the FIFO circuit 9, a selector 6A to output the outputs from the S/P converter 7 as the base band signals IC and QC for the main signal portion modulated by BPSK, to output the base band signals I and Q

15 as the base band signals IC and QC for the data portion modulated by modulation types other than that, and a delay circuit 11 to delay the base band signals IC and QC by a predetermined time to execute matching between input timing of the output of the selector 6B at the input end of the selector 6 and of the output of the selector 6A.

20 In addition, instead of the timing generation circuit 3A, a timing circuit 3A is comprised. Beside the outputs same as the outputs from the timing generation circuit 3, the timing generation circuit 3A

TOKYO ELECTRON LTD.

provides with selection signals for the selector 6A, selection signals SB for the selector 6B, gate signals FIFO-I for writing-in in the FIFO circuit 9 and gate signals FIFO-O for reading-out from the FIFO circuit 9 respectively as additional control signals.

5 Prior to description on operation of the demodulator related to an embodiment of the present invention, at first format conversion of TMCC signals will be described with reference to FIG. 2.

FIG. 2(A) shows a symbol stream of a TMCC signal section. Subsequent to 4-symbol burst signal (BS signal) inputted for making 10 carrier reproducing acquisition easy, the transmission side convolves the code 1B95h (hereinafter a character h denotes a hexadecimal) with a convolution encoder and undergoes BPSK mapping to generate a stream indicated by inclined lines of 32 symbols to be transmitted. In this stream, the forward 12 symbols are different depending on 15 contents of the preceding TS data thereof, but the rearward 20 symbols will become a fixed signal entitled ECD28h that is usable for frame synchronization.

These rearward 20 symbols are a synchronization word for transmission frame synchronization and referred to as w1. 20 Subsequent to w1, 128 symbols of contents of the TMCC signal are transmitted and thereafter the convolution encoder convolves A340h or 5CBFh to generate a stream of 32 symbols subject to BPSK mapping to be transmitted (a cross-inclined-lined portion). The preceding 12 symbols to this cross-inclined-lined portion are different 25 depending on contents of the TMCC signal, but the rearward 20 symbols in the cross-inclined-lined portion will become a fixed signal entitled 0B677h or F4988h.

00000000000000000000000000000000

Here, reference code 0B677h denotes a synchronization word for identifying the leading frame of the super frame, and is referred to as w2. Reference code F4988 denotes a synchronization word for identifying the second to eighth frames of the super frame, and is referred to as w3 being equal to logic reverse of w2. Accordingly, w2 is used as a superframe identifying signal showing the super frame leader formed by 8 frames. W3 is transmitted in the second to eighth frames in the superframe.

Insertion of the pseudo-data of the present invention is executed between w2/w3 and the subsequent TS data. In the present one embodiment, the pseudo-data will be all set to 0. However, data calculated in advance so as not to destroy convolution relationship in 12 symbols portion shifting from w2/w3 to the fixed data and 12 symbols portion shifting from the fixed data to the TS data will be inserted. These data here will be described as related fixed data.

Next, calculation method on these related fixed data will be described. For this, an encoder with industrial standards of constraint length k=7, and generator polynomial 171 and 133 (Octopal) to be sued for convolution encoding and a parallel/serial converter to bring outputs C0 and C2 from this encoder with C0 as a leader into parallel/serial conversion are used.

For example, 0 data are added to all the tails of base data A340Ah or 5CBFh of the related fixed data subsequent to w2/w3 to generate w2/w3 for convolution encoding and parallel/serial conversion so that 000h or 268h subsequent to 0B677h or F4988h is generated.

Data hereafter are all 0. Accordingly, 000h or 26Bh will become the leading 12-symbol related fixed data. Base data A340Ah or 5CBFh to generate w2/w3 are likewise added to the rearward related fixed data subsequent to the tail of sufficiently long 0 data for 5 convolution encoding and parallel/serial conversion so that E1Eh or 38Ah prior to 0B677h or F4988h is generated. This will become the rearward related fixed data.

Accordingly, as shown in FIG. 2(B) in an enlarged fashion, the pseudo-data are configured by total of 192 symbols breaking down to

10 [forward related fixed data 000h or 26.Bh (12 symbols)]+[fixed data 0 (148 symbols)]+[rearward related fixed data E1Eh or 38Ah (12 symbol)]+[w2 or w3 (20 symbols)]. There pseudo-data are inserted prior to TS data.

The 192 symbol TMCC signal brought into encoding and 15 modulation under BPSK, $r=1/2$ will become a stream of 96 symbols with QPSK, $r=1/2$ as described above after undergoing serial/parallel conversion. Accordingly, if the pseudo-pattern is assumed to be a stream of 192 symbol encoded at BPSK, $r=1/2$ likewise, subject to serial/parallel conversion, it will be equal to a stream of 96 symbols 20 with QPSK, $r=1/2$. Accordingly, if decoding takes place not at ordinary decoding rate of the TMCC signals (ordinarily to be 1/2 rate after serial/parallel conversion) but at its doubled rate (transmission symbol rate clock), the TMCC signal (96 symbols) +the pseudo-data (96 symbols) after parallel conversions will be decodable within a 25 predetermined time (time to receive the TMCC signal of 192 symbols).

FIG. 2(C) is an example of having compressed [the TMCC signal]+[the pseudo-data] after serial/parallel conversion to a half

time. Since the pseudo-data are signals that do not transmit the transmission paths, it can be remarked that reliability of the data subsequent to the TMCC signal is the highest. Accordingly, the TMCC signals are decodable even if a modulation type of TS data is
5 unidentified or they might be noises, and moreover, there is also an advantage that encoding gain will become larger than with ordinary BPSK, $r=1/2$.

Next, operation of the demodulator related the one embodiment of the present invention shown in FIG. 1 will be described in
10 accordance with timing chart shown in FIG. 3.

FIG. 3(A) shows a frame pulse, which is outputted from a synchronization acquisition circuit 2 every frame interval after frame synchronization is determined as a prior art. FIG. 3(B) shows base band signals I and Q, and the base band signal I is always inputted
15 into the S/P converter 7 to bring into serial/parallel conversion the BPSK signals that are mapped on the I axis and transmitted in.

The 96 symbols of a TMCC signal having undergone parallel conversion with the S/P converter 7 and become QPSK symbols are written into the FIFO circuit 9 at a half rate of the transmission symbol rate at the time of the gate signal FIFO-I being a higher voltage. In addition, the 96 symbols of the TMCC signal having been
20 written into the FIFO circuit 9 are read out from the FIFO circuit 9 at a transmission symbol rate during the period of the gate signal FIFO-O being a higher voltage so as to be sent out to the selector 6B.

25 Due to the rate of read out from the FIFO circuit being twice the rate of writing into the FIFO circuit 9, if reading out starts at the time point when 48 symbols being approximately half in the 96-QPSK

symbol TMCC signal period, circuit sizes of the FIFO circuit 9 can be made to be the smallest. Accordingly, the necessary capacity of the FIFO circuit will be 48 symbols.

As described above, the pseudo-pattern generator 8 generates related fixed data of 96 symbols being QPSK-processed symbols. The rate is a transmission symbol rate and pseudo-pattern generator 8 starts generating the related fixed data from the rising edge of the selection signal SB to continue generating them during the period of higher voltage.

When the selection signal SB is at higher voltage, the selector 6B outputs the signal outputted from the pseudo-pattern generator 8 at the same time, and therefore an output from the selector 6B will be configured by bringing time-compressed TMCC signals and pseudo-patterns into time-division multiplex as shown in FIG. 3(F).

In addition, into the selector 6, this base band signals Ia and Qa and the base band signals ID and QD which are produced by delaying the output of and the selector 6A with the delay circuit 11 are inputted and Ia and Qa are selected during the period when the selection signals S are with higher voltage to be outputted, and thereby the outputs Ib and Qba of the selector 6 will be as shown in FIG. 3(H).

At this time, delay in the delay circuit 11 covers 96 symbols. In addition, in the selector 6A, when the selection signals SA are with higher voltage, the outputs IA and QA of the S/P converter 7 are selected to be outputted, but since the selection signals SA, which is set at higher voltage only during the main signal section to be transmitted at BPSK, $r=1/2$, is always set at lower voltage in the

example of FIG. 3, the base band signals I and Q are selected to be outputted.

However, it is known that Viterbi decoding heavily depends on reliability of data equal to pass memory length inputted time-sequentially after the data to be decoded rather than before them due to its correction system. Accordingly, improvement in reliability of data subsequent to the TMCC signal is desired but completely unreliable data will be inputted since the data will be like noises, as describe above, prior to decoding of the TMCC signals and

10 in the low C/N state.

However, in the demodulator related to the one embodiment of the present invention, these problems are solved by inserting convolved pseudo-data maintaining convolved time sequential relationship following the TMCC signal prior to Viterbi decoding of the
15 TMCC signal, and removing them after Viterbi decoding.

The related fixed data length is desired to be not less than the pass memory (96 symbols or more). In the demodulator related to the one embodiment of the present invention, the pseudo-data length has been set to have 96 symbols in QPSK symbols so that the time of
20 [TMCC signal period after insertion of pseudo-data]+[pseudo-data period] is equal to the time of the received TMCC signal period (192 symbol period). This is because of the assumption that a transmission symbol rate clock is used until a signal reach the input portion of the Viterbi decoder, but use of a clock speedier than that
25 enables pseudo-data of not less than 96 symbols.

Moreover, not only immediately after the TMCC signals, but also immediately before that, the pseudo-data as described in the one

embodiment of the present invention may be added so that further slight improvement in encoding gain is foreseeable.

INDUSTRIAL APPLICABILITY

- 5 As having been described so far, according to the demodulator related to the present invention, error-free fixed data are inserted in the main signals subsequent to the TMCC signal and are brought into Viterbi decoding so that, even in the case where the main signal data are infinite and have resembled noises under a low C/N state,
- 10 the TMCC signal will become certainly error-correctable, and moreover error rate after Viterbi decoding is improved than in case of decoding BPSK, $r=1/2$ in series, giving rise to an attainable effect that reliability is improved.

9
8
7
6
5
4
3
2
1